<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
  <url>
    <loc>https://edacode.com/</loc>
    <changefreq>weekly</changefreq>
    <priority>1.0</priority>
  </url>
  <url>
    <loc>https://edacode.com/vfpga-board</loc>
    <changefreq>weekly</changefreq>
    <priority>0.9</priority>
  </url>
  <url>
    <loc>https://edacode.com/vfpga-board/tutorial</loc>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/vfpga-board/pinout</loc>
    <changefreq>monthly</changefreq>
    <priority>0.7</priority>
  </url>
  <url>
    <loc>https://edacode.com/vfpga-board/examples</loc>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/vfpga-board/faq</loc>
    <changefreq>monthly</changefreq>
    <priority>0.7</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>weekly</changefreq>
    <priority>0.9</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.85</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/intro</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/module-port</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/wire-reg-logic</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/assign-always-comb</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/always-ff</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/case-if</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/vector-slice</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/testbench</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/fsm</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/debug-waveform</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/lexical-number</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/operators-expression</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/blocking-nonblocking</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/parameter-localparam</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/module-instantiation</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/loop-generate</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.76</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/memory-array</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.76</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/function-task</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.76</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/system-task-simulation</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.76</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/verilog/synthesis-style</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.76</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.85</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/intro</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/entity-architecture</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/signal-type</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/concurrent-sequential</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/combinational-process</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/clocked-process</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/numeric-std</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/testbench</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/fsm</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/debug-waveform</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/lexical-literals</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/operators-expression</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/constants-generics</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/signal-variable</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/component-instantiation</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.78</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/package-library</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.76</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/array-record</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.76</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/loop-case</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.76</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/assert-report</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.76</priority>
  </url>
  <url>
    <loc>https://edacode.com/learn/vhdl/synthesis-style</loc>
    <lastmod>2026-06-01</lastmod>
    <changefreq>monthly</changefreq>
    <priority>0.76</priority>
  </url>
  <url>
    <loc>https://edacode.com/problems</loc>
    <changefreq>weekly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/vhdl-problems</loc>
    <changefreq>weekly</changefreq>
    <priority>0.8</priority>
  </url>
  <url>
    <loc>https://edacode.com/about</loc>
    <changefreq>monthly</changefreq>
    <priority>0.5</priority>
  </url>
  <url>
    <loc>https://edacode.com/opensource</loc>
    <changefreq>monthly</changefreq>
    <priority>0.5</priority>
  </url>
</urlset>
